Part Number Hot Search : 
WR3386H KP15A 38123ED 2412D MC2FU MAX8654 51216 LM7805
Product Description
Full Text Search
 

To Download ISL29044IROMZ-T7 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 low power ambient light and proximity sensor with internal ir-led and digital output isl29044 the isl29044 is an integrated ambient and infrared light-to-digital converter with a built-in ir led and i 2 c interface (smbus compatible). this device uses two independent adcs for concurrently measuring ambient light and proximity in parallel. the flexible interrupt scheme is designed for minimal microcontroller utilization. for ambient light sensor (als) data conversions, an adc converts photodiode current (with a light sensitivity range up to 2000 lux) in 100ms per sample . the adc rejects 50hz/60hz flicker noise caused by artificial light sources. for proximity sensor (prox) data conversions, the built-in driver turns on an internal infrared led and the proximity sensor adc converts the reflected ir intensit y to digital. this adc rejects ambient ir noise (such as sunlight) and has a 547 s conversion time. the isl29044 provides low power operation of als and proximity sensing with a typical 133 a normal operation current (108 a for sensors and internal circuitry, ~25 a for led) with 220ma current pulses for a net 100 s, repeating every 800ms (or under). the isl29044 uses both a hardware pin and software bits to indicate an interrupt event has occurred. an als interrupt is defined as a measurement that is outside a set window. a proximity interrupt is defined as a measurement over a threshold limit. the user may al so require that both als/prox interrupts occur at once, up to 16 times in a row before activating the interrupt pin. the isl29044 is designed to operate from 2.25v to 3.63v over the -40c to +85c ambient temperature range. it is packaged in a clear, le ad-free 8 ld odfn package. features ? internal led + sensor = complete solution ? works under all light sources including sunlight ? dual adcs measure als/prox concurrently ?<1.0 a supply current when powered down ? temperature compensated ? pb-free (rohs compliant) intelligent and flexible interrupts ? independent als/prox interrupt thresholds ? adjustable interrupt persistency - 1/4/8/16 consecutive triggers required before interrupt applications ? display and keypad dimmin g adjustment and proximity sensing for: - mobile devices: smart phone, pda, gps - computing devices: laptop pc, netbook, tablet pc - consumer devices: lcd-tv, digital picture frame, digital camera - industrial and medical light and proximity sensing related literature ? see an1436 , ?proximity sensors? figure 1. typical application figure 2. proximity response vs distance led- 5 irdr 6 led+ 4 vdd 1 int 7 sda 8 gnd 3 scl 2 i 2 c slave 0 isl29044 scl sda i 2 c slave 1 i 2 c-diagram scl sda i 2 c slave_n i 2 c-diagram int scl sda i 2 c master controller r1 res1 r2 res1 r3 res1 c1 0.1f c2 1f c3 0.1f v_led v_pullup vdd 0 10 20 30 40 50 60 70 80 90 100 0 20 40 60 80 100 120 140 160 f s r ( % ) distance (mm) 220ma white 110ma white 110ma grey 220ma grey october 30, 2012 fn8305.0 caution: these devices are sensitive to electrostatic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | copyright intersil americas inc. 2012. all rights reserved intersil (and design) is a trademark owned by intersil corporation or one of its subsidiaries. all other trademarks mentioned are the property of their respective owners. n o t r e c o m m e n d e d f o r n e w d e s i g n s r e c o m m e n d e d r e p l a c e m e n t pa r t i s l 2 9 0 4 4 a
isl29044 2 fn8305.0 october 30, 2012 isl29044 block diagram pin configuration isl29044 (8 ld 2.36x3.94 ( mm ) optical co-package) top view vdd gnd scl ir photodiode light data 3 2 1 fosc iref irdr array als photodiode process als and ir array dual channel adcs 6 int 7 command register data register i 2 c ir driver interrupt sda 8 led+ 4 led- 5 irdr scl sda gnd int vdd 5 6 7 8 4 3 2 1 led- led+ pin descriptions pin# pin name descriptions 1 vdd voltage supply 2.25v to 3.63v. 2scli 2 c clock line can be pulled from 1.7v to above v dd , 3.63v max. 3gndground 4led+anode of ir led 5led-cathode of ir led 6 irdr ir-led driver pin - current flows into isl29044 from led cathode. 7int interrupt pin; logic output (open-drain) for interrupt. 8sdai 2 c data line can be pulled from 1.7v to above v dd , 3.63v max. ordering information part number (notes 1, 2, 3) temp. range (c) package tape & reel (pb-free) pkg. dwg. # ISL29044IROMZ-T7 -40 to +85 8 ld optical co-package l8.2.36x3.94 isl29044iromz-evalz evaluation board notes: 1. please refer to tb347 for details on reel specifications. 2. these intersil pb-free plastic packaged products employ spec ial pb-free material sets: molding compounds, die attach material s, nipdau plate (e4 termination finish), which are all rohs compliant. the isl29044 is compatible with limited sn pb and pb-free soldering opera tions. the isl29044 is msl classified. see tech brief tb487 ( surface mount assembly guidelines for optical co-package sensor and led) for reflow profile and more information. 3. for more information on msl please see tech brief tb477 .
isl29044 3 fn8305.0 october 30, 2012 absolute maximum ratings (t a = +25c) thermal information v dd supply voltage between v dd and gnd . . . . . . . . . . . . . . . . . . . . . .4.0v i 2 c bus pin voltage (scl, sda). . . . . . . . . . . . . . . . . . . . . . . . . -0.5v to 4.0v i 2 c bus pin current (scl, sda). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <10ma irdr, led+pin voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5.5v int pin voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5v to 4.0v int pin current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <10ma esd rating human body model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2kv thermal resistance (typical) ja (c/w) jc (c/w) 8 ld optical module pack age (notes 4, 5) 113 58 maximum die temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +90c storage temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40c to +85c operating temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40c to +85c pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see tb487 http://www.intersil.com/ pbfree/pb-freereflow.asp caution: do not operate at or near the maximum ratings listed for extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. notes: 4. ja is measured with the component mounted on a high effective thermal conductivity test board in free air. see tech brief tb379 for details. 5. for jc , the ?case temp? location is the center of the exposed metal pad on the package underside. important note: all parameters having min/max specifications are guaranteed. typical values are for information purposes only. u nless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: t j = t c = t a electrical specifications v dd = 3.0v, t a = +25c. parameter description condition min (note 6) typ max (note 6) unit v dd power supply range 2.25 3.0 3.63 v sr_v dd power supply slew rate v dd rising edge between 0.4v and 2.25v 0.5 v/ms vled+ voltage supply for ir led 5v i dd_off supply current when powered down als_en = 0; prox_en = 0 0.05 0.8 a i dd_norm supply current for als+prox in sleep time als_en = 1; prox_en = 1 108 135 a i dd_prx_slp supply current for prox in sleep time als_en = 0; prox_en = 1 79 a i dd_als supply current for als als_en = 1; prox_en = 0 94 a t intgr_als 12-bit als integration/conversion time 88 100 112 ms t intgr_prox 8-bit prox integration/conversion time 0.51 ms data als_0 als result when dark e ambient = 0 lux, 2k range 1 3 counts data als_f full scale als adc code e ambient > selected range maximum lux (note 9) 4095 counts data data count output variation over three light sources: fluorescent, incandescent and sunlight ambient light sensing 15 % data als_1 light count output with lsb of 0.0302 lux/count e = 48lu x, fluorescent (notes 7,9), als_range = 0 1587 counts data als_2 light count output with lsb of 0.4824 lux/count e = 288l ux, fluorescent (note 7,9), als_range = 1 447 597 747 counts data prox_0 prox measurement w/o object in path 1counts data prox_f full scale prox adc code 255 counts t r rise time for irdr sink current r load = 15 at irdr pin, 20% to 80% 500 ns t f fall time for ir dr sink current r load = 15 at irdr pin, 80% to 20% 400 ns i irdr_0 irdr sink current prox_dr = 0; v irdr = 0.5v 85 105 125 ma i irdr_1 irdr sink current prox_dr = 1; v irdr = 0.5v 208 ma i irdr_leak irdr leakage current prox_en = 0; v dd = 3.63v (note 8) 0.001 1 a v irdr acceptable voltage range on irdr pin register bit prox_dr = 0 0.5 4.3 v t pulse net i irdr on time per prox reading 100 s f i 2 c i 2 c clock rate range 400 khz v i 2 c supply voltage range for i 2 c interface 1.7 3.63 v
isl29044 4 fn8305.0 october 30, 2012 v il scl and sda input low voltage 0.55 v v ih scl and sda input high voltage 1.25 v i sda sda current sinking capability v ol = 0.4v 3 5 ma i int int current sinking capability v ol = 0.4v 3 5 ma psrr irdr ( i irdr )/( v irdr ) prox_dr = 0; v irdr = 0.5v to 4.3v 5.8 ma/v notes: 6. compliance to datasheet limits is assu red by one or more methods: production test, characterization and/or design. 7. an led is used in production test. the led irradiance is cali brated to produce the same data count against a fluorescent ligh t source of the same lux level. 8. ability to guarantee i irdr leakage of ~1na is limited by test hardware. 9. for als applications under light-distorting glass, please see the section titled ?als range 1 considerations? on page 9 . electrical specifications v dd = 3.0v, t a = +25c. (continued) parameter description condition min (note 6) typ max (note 6) unit ir-led specifications t a = +25c parameter description condition min (note 6) typ max (note 6) unit v f ir-led forward voltage drop i f = 200ma 2.0 v i f = 100ma 1.8 v i r ir-led reverse-bias current v r = 5.5v 0.061 5 a p ir-led peak output wavelength i f = 110ma 858 nm ir-led spectral half-width i f = 110ma 39 nm e ir-led radiant power i f = 110ma 30 mw i ir-led radiant intensity (in 0.01sr) at 0 i f = 110ma 128 mw/sr i 2 c electrical specifications for scl and sda unless otherwise noted, v dd = 3v, t a = +25c (note 10). parameter description condition min (note 6) typ max (note 6) unit v i 2 c supply voltage range for i 2 c interface 1.7 3.63 v f scl scl clock frequency 400 khz v il scl and sda input low voltage 0.55 v v ih scl and sda input high voltage 1.25 v v hys hysteresis of schmitt trigger input 0.05v dd v v ol low-level output voltage (open-drain) at 4ma sink current 0.4 v i i input leakage for each sda, scl pin -10 10 a t sp pulse width of spikes that must be suppressed by the input filter 50 ns t aa scl falling edge to sda output data valid 900 ns c i capacitance for each sda and scl pin 1pf t hd:sta hold time (repeated) start condition after this period, the first clock pulse is generated. 600 ns t low low period of the scl clock measured at the 30% of vdd crossing. 1300 ns t high high period of the scl clock 600 ns
isl29044 5 fn8305.0 october 30, 2012 t su:sta set-up time for a repeated start condition 600 ns t hd:dat data hold time 30 ns t su:dat data set-up time 100 ns t r rise time of both sda and scl signals (note 11) 20 + 0.1xc b ns t f fall time of both sda and scl signals (note 11) 20 + 0.1xc b ns t su:sto set-up time for stop condition 600 ns t buf bus free time between a stop and start condition 1300 ns c b capacitive load for each bus line 400 pf r pull-up sda and scl system bus pull-up resi stor maximum is determined by t r and t f 1k t vd;dat data valid time 0.9 s t vd:ack data valid acknowledge time 0.9 s v nl noise margin at the low level 0.1v dd v v nh noise margin at the high level 0.2v dd v notes: 10. all parameters in i 2 c electrical specifications table are guaranteed by design and simulation. 11. c b is the capacitance of the bus in pf. i 2 c electrical specifications for scl and sda unless otherwise noted, v dd = 3v, t a = +25c (note 10). (continued) parameter description condition min (note 6) typ max (note 6) unit figure 3. i 2 c timing diagram
isl29044 6 fn8305.0 october 30, 2012 typical performance curves v dd = 3.0v figure 4. spectrum of four light sources normalized by luminous intensity (lux) figure 5. isl29044 sensitivity to different wavelengths figure 6. angular sensitivity of als figur e 7. als tranfer function 2 light sources (125 lux range) figure 8. prox counts vs distance with 10cmx10cm reflectors figure 9. v dd vs i dd for various modes of operation 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 350 550 750 950 wavelength (nm) normalized intensity fluorescent sun incand. halogen 0 10 20 30 40 50 60 70 80 90 100 300 350 400 450 500 550 600 650 700 750 800 850 900 950 1000 1050 1100 wavelength (nm) fsr (%) 0.2 0.4 0.6 0.8 1.0 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 series1 0 500 1000 1500 2000 2500 3000 3500 4000 4500 0 10 20 30 40 50 60 70 80 90 100 110 120 130 lux meter (lux) halogen white led als range 125 reading (counts) 0 10 20 30 40 50 60 70 80 90 100 0 20 40 60 80 100 120 140 160 f s r ( % ) distance (mm) 220ma white 110ma white 110ma grey 220ma grey 40 100 120 140 160 2.25 2.40 2.55 2.85 3.00 3.15 3.45 input v dd (v) measured i dd (a) 3.60 3.30 2.70 60 80 als+prox (during prox sleep) als-only prox (during prox sleep)
isl29044 7 fn8305.0 october 30, 2012 figure 10. irdr pulse amplitude vs v irdr figure 11. als range1 over temp at 75 lux white led figure 12. radiation emission pattern irled transverse figure 13. ir-led lateral emission pattern (normalized intensity vs trans ) figure 14. definition of lateral and transverse axes typical performance curves v dd = 3.0v (continued) 100 120 140 160 180 200 220 240 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 220ma-mode (prox_dr = 1) 110ma-mode (prox_dr = 0) v irdr (v) i irdr (ma) -0.03 -0.02 -0.01 0 0.01 0.02 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100 a l s % c h a n g e temperature (c) board 7 0.00e+00 1.00e-01 2.00e-01 3.00e-01 4.00e-01 5.00e-01 6.00e-01 7.00e-01 8.00e-01 9.00e-01 1.00e+00 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 w a t t s angular () 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 w a t t s angular () lateral transverse
isl29044 8 fn8305.0 october 30, 2012 principles of operation photodiodes and adcs the isl29044 contains two phot odiode arrays, which convert photons (light) into current. the als photodiodes are constructed to mimic the human eye?s waveleng th response curve to visible light (see figure 5). the als photodiodes? current output is digitized by a 12-bit adc in 100ms. these 12 bits can be accessed by reading from i 2 c registers 0x9 and 0xa when the adc conversion is completed. the als converter is a charge-bal ancing, integrating 12-bit adc. charge-balancing is best for conv erting small current signals in the presence of periodic ac noise. integrating over 100ms highly rejects both 50hz and 60hz light flicker by picking the lowest integer number of cycles fo r both 50hz/60hz frequencies. the proximity sensor is an 8-bit adc that operates in a similar fashion. when proximity sensing is enabled, the irdr pin will drive the internal infrared led, the emitted ir reflects off an object (e.g., a human head) back into the isl29044, and a sensor converts the reflected ir wave to a current signal in 0.54ms. the adc subtracts the ir reading before and after the led is driven (to remove ambient ir such as sunlight), and converts this value to a digital count stored in register 0x8. the isl29044 is designed to run two conversions concurrently: a proximity conversion and an als (or ir) conversion. please note that because of the conversion times, the user must let the adcs perform one full conversion first before reading from i 2 c registers prox_data (wait 0.54ms) or alsir_dt1/2 (wait 100ms). the timing between als and prox conversions is arbitrary (as shown in figure 15). the als runs continuously with new data available every 100ms. the proximity sensor runs continuously with a time between conversions decided by prox_slp (register 1 bits [6:4]). ambient light and ir sensing the isl29044 is set for ambient li ght sensing when register bit alsir_mode = 0 and alr_en = 1. the light-wavelength response of the als appears as shown in figure 5. als measuring mode (as opposed to ir measuring mode) is set by default. when the part is programmed for infrared (ir) sensing (alsir_mode = 1; als_en = 1), infr ared light is converted into a current and digitized by the same als adc. the result of an ir conversion is strongly related to the amount of ir energy incident on our sensor, but is unitless and is referred to in digital counts. proximity sensing when proximity sensing is enabled (prox_en = 1), the internal ir led is driven for 0.1ms by the built-in ir led driver through the irdr pin. the amplitude of the ir led current depends on register 1 bit 3: prox_dr. if this bit is low, the load will see a fixed 110ma current pulse. if this bit is high, the load on irdr will see a fixed 220ma current pulse, as seen in figure 16. when the ir from the led reache s an object and gets reflected back into the isl29044, the reflec ted ir light is converted into current as per the ir spectral re sponse shown in figure 5. one entire proximity measurement takes 0.54ms for one conversion (which includes 0.1ms spent dr iving the led), and the period between proximity measurements is decided by prox_slp (sleep time) in register 1 bits 6:4. average led driving current consumption is given by equation 1. a typical irdr scheme is 220ma amplitude pulses every 800ms, which yields 28 a dc. total current consumption total current consumption is the sum of i dd and i irdr . the irdr pin sinks current (as shown in fi gure 16) and the average irdr current can be calculated using equation 1. i dd depends on voltage and the mode-of-operat ion, as seen in figure 9. interrupt function the isl29044 has an intelligent interrupt scheme designed to shift some logic processing away from intensive microcontroller i 2 c polling routines (which consume power) and towards a more independent light sensor, which can instruct a system to ?wake up? or ?go to sleep?. an als interrupt event (als_flag) is governed by registers 5 through 7. the user writes a high and low threshold value to these registers and the isl29044 will issue an als interrupt flag if the actual count stored in registers 0x9 and 0xa are outside the user?s programmed window. the user must write 0 to clear the als_flag. figure 15. timing diagram for prox/als events - not to scale als active 100ms 100ms 100ms prox sensor active irdr (current driver) als conversion time = 100ms (fixed) 0.54ms for prox conversion series of current pulses totaling 0.1ms sleep time (prox_slp) 100ms 100ms several s between conversions time time time figure 16. current drive mode options irdr 220ma (prox_dr = 1) (irdr is hi-z when not driving) 110ma (prox_dr = 0) led+ internal ir-led led- pcb trace i lrdr avg ; i lrdr peak ; 100 s t sleep ------------------------------------------------------- - = (eq. 1)
isl29044 9 fn8305.0 october 30, 2012 a proximity interrupt event (prox_flag) is governed by the high and low thresholds in registers 3 and 4 (prox_lt and prox_ht). prox_flag is set when the measured proximity data is more than the higher threshold x-times-in-a-row (x is set by user; see following paragraph). the proximity interrupt flag is cleared when the prox data is lower than the low proximity threshold x-times-in-a-row, or when the user writes ?0? to prox_flag. interrupt persistency is another useful option available for both als and proximity measurements. persistency requires x-in-a- row interrupt flags before the int pin is driven low. both als and prox have their own independent interrupt persistency options. see als_prst and prox_prst bits in register 2. the final interrupt option is the ability to and or or the two interrupt flags using register 2 bit 0 (int_ctrl). if the user wants both als/prox interrupts to happen at the same time before changing the state of the interrupt pin, set this bit high. if the user wants the interrupt pin to change state when either the als or the proximity interrupt flag goes high, leave this bit to its default of 0. als range 1 considerations when measuring als counts higher than 1800 on range 1 (alsir_mode = 0, als_range = 0, als_data > 1800), switch to range 2 (change the als_range bit from ?0? to ?1?) and re-measure als counts. this recommendation pertains only to applications where the light incident upon the sensor is ir-heavy and is distorted by tinted glass that increases the ratio of infrared to visible light. for more information, please contact the factory. v dd power-up and power supply considerations upon power-up, please ensure a v dd slew rate of 0.5v/ms or greater. after power-up, or if the user?s power supply temporarily deviates from our specification (2.25v to 3.63v), intersil recommends the user write the following: write 0x00 to register 0x01, write 0x29 to register 0x0f, write 0x00 to register 0x0e, and write 0x00 to register 0x0f. the user should then wait ~1ms or more and then rewrite all registers to the desired values. if the user prefers a hardware reset method instead of writing to test registers: set v dd = 0v for 1 second or more, power back up at the required slew rate, and write registers to the desired values. power-down to put the isl29044 into a power-down state, the user can set both prox_en and als_en bits to 0 in register 1 or more; simply set all of register 1 to 0x00. serial interface the isl29044 supports the inter-integrated circuit (i 2 c) bus data transmission protocol. the i 2 c bus is a two wire serial bidirectional interface consisting of scl (clock) and sda (data). both the wires are connected to the device supply via pull-up resistors. the i 2 c protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. the device controlling the transfer is a master and the device being controlled is the slave. the transmitting device pulls down the sda line to transmit a ?0 ? and releases it to transmit a ?1?. the master always initiates the data transfer, only when the bus is not busy, and provides the clock for both transmit and receive operations. th e isl29044 operates as a slave device in all applications. the serial communication over the i 2 c interface is conducted by sending the most significant bit (msb) of each byte of data first. start condition during data transfer, the sda line must remain stable while the scl line is high. all i 2 c interface operations must begin with a start condition, which is a high to low transition of sda while scl is high (refer to figure 17). the isl29044 continuously monitors the sda and scl lines fo r the start condition and does not respond to any command until this condition is met (refer to figure 17). a start condition is ignored during the power-up sequence. stop condition all i 2 c interface operations must be terminated by a stop condition, which is a low-to-high transition of sda while scl is high (refer to figure 17). a stop condition at the end of a read/write operation places the de vice in its standby mode. if a stop is issued in the middle of a data byte, or before 1 full data byte + ack is sent, then the se rial communication of isl29044 resets itself without performing the read/write. the contents of the array are not affected. acknowledge an acknowledge (ack) is a software convention used to indicate a successful data transfer. the tr ansmitting device releases the sda bus after transmitting 8-bits . during the ninth clock cycle, the receiver pulls the sda line low to acknowledge the reception of the eight bits of data (refer to figure 17). the isl29044 responds with an ack after recognition of a start condition followed by a valid identification byte, and once again, after successful receipt of an address byte. the isl29044 also responds with an ack after rece iving a data byte of a write operation. the master must respond with an ack after receiving a data byte of a read operation.
isl29044 10 fn8305.0 october 30, 2012 device addressing following a start condition, the master must output a device address byte. the 7 msbs of the device address byte are known as the device identifier. the device identifier bits of isl29044 are internally hard-wired as ?1000100?. the lsb of the device address byte is defined as read or write (r/w ) bit. when this r/w bit is a ?1?, a read operation is selected and when ?0?, a write operation is selected (refer to figure 18). the master generates a start condition followed by device address byte 1000100x (x as r/w ) and the isl29044 compares it with the internal device identifier. upon a correct comparison, the device outputs an acknowledge (low) on the sda line (refer to figure 17). write operation byte write in a byte write operation, isl29044 requires the device address byte, register address byte, and the data byte. the master starts the communication with a start co ndition. upon receipt of the device address byte, register address byte, and the data byte, the isl29044 responds with an acknowledge (ack). following the isl29044 data acknowledge response, the master terminates the transfer by generating a stop condition. the isl29044 then begins an internal write cycle of the data to the volatile memory. during the internal write cycle, the device inputs are disabled and the sda line is in a high impedance state, so the device will not respond to any requests from the master (refer to figure 19). burst write the isl29044 has a burst write operation, which allows the master to write multiple consecutive bytes from a specific address location. it is initiated in the same manner as the byte write operation, but instead of terminating the write cycle after the first data byte is transferred, the master can write to the whole register array. after the re ceipt of each byte, the isl29044 responds with an acknowledge, and the address is internally incremented by one. the addre ss pointer remains at the last address byte written. when the counter reaches the end of the register address list, it ?rolls over? and goes back to the first register address. read operation the isl29044 has two basic read operations: byte read and burst read. byte read byte read operations allow the master to access any register location in the isl29044. the byte read operation is a two step process. the master issues the start condition and the device address byte with the r/w bit set to ?0?, receives an acknowledge, then issues the register address byte. after acknowledging receipt of the regi ster address byte, the master immediately issues another start condition and the device address byte with the r/w bit set to ?1?. this is followed by an acknowledge from the device and then by the 8-bit data word. the master terminates the read operation by not responding with an acknowledge and then issuing a stop condition (refer to figure 20). burst read burst read operation is identica l to the byte read operation. after the first data byte is transmitted, the master responds with an acknowledge, indicating it requires additional data. the device continues to output data for each acknowledge received. the master terminates the read op eration by not responding with an acknowledge but issuing a stop condition (refer to figure 21). for more information about the i 2 c standard, please consult the philips ? i 2 c specification documents. figure 17. start, data stable, acknowledge, and stop condition sda from receiver sda from transmitter scl from master start data change data stable data stable ack stop 8 th clk 9 th clk high impedance figure 18. device adddress, register address, & data byte figure 19. byte write sequence device address byte register address byte data byte 1 0 0 0 1 0 0 r/w a7 a6 a5 a4 a3 a2 a1 a0 d7 d6 d5 d4 d3 d2 d1 d0 10001000 a c k a c k a c k s t o p s t a r t device address byte address byte data byte signal from master device signal at sda signals from slave device
isl29044 11 fn8305.0 october 30, 2012 10001000 a c k a c k start device address write address byte signal from master device signal at sda signals from slave device a c k stop device address read data byte start 10001001 figure 20. byte address read sequence figure 21. burst read sequence 10001000 a c k a c k device address write address byte signal from master device signal at sda signals from slave device a c k device address read data byte 1 10001001 a c k data byte 2 a c k data byte n (?n? is any integer greater than 1) start start stop
isl29044 12 fn8305.0 october 30, 2012 register map following are detailed descriptions of the control registers rela ted to the operation of the is l29044 ambient light sensor devi ce. these registers are accessed by the i 2 c serial interface. for details on the i 2 c interface, refer to ?serial interface? on page 9. all the functionalities of the device are controlled by the regist ers. the adc data can also be read. the following sections ex plain the details of each register bit. all reserved bits must be set to zero, unless otherwise specified. register descriptions register (address: 0x00) this is a reserved register. do not write or read configure register (address: 0x01) the configure register consists all of control bits for both als sensing and proximity sensing. this register determines operation mode. the register has one enable prox sensing bit, three proximity sleep mode bits, on e proximity current driver bit, one enable als/ir sensing bit, one als/ir range bit, and one als/ir sensing data bits. the default register value is 0x00 at power on. als/ir data bit [b0] the als/ir data mode bit is a select mode for fetching data from the data register (reg 0x09 and reg 0x0a). if b0 is set to 0, the als/ir data register will cont ain visible spectrum als sensing data. if b0 is set to 1, the als/ir data register will contain ir spectrum sensing data. full scale range [b1] the full scale range (fsr) has two selectable ranges. each range has a maximum allowable lux value. the higher the range value, the better the resolution and the wider the als lux value. als/ir_en [b2] the als/ir_en bit[b2] is the enable bit for both als sensing and ir sensing. if [b2] is 0, als sens ing an ir sensing is disabled. if [b2] is 1, als sensing and ir sensing is enabled. table 1. isl29044 regist ers and register bits addr reg name bit 7654321 0default 0x00chipid1101000 00xb0 0x01 configure prox en prox_slp[2:0] prox_dr als_en als_range alsir_mode 0x00 0x02 interrupt prox_flag prox_prst[1:0] (wri te 0) als_flag als_prst[1:0] int_ctrl 0x00 0x03 prox_lt prox_lt[7:0] 0x00 0x04 prox_ht prox_ht[7:0] 0xff 0x05 alsir_th1 alsir_lt[7:0] 0x00 0x06 alsir_th2 alsir_ht[3:0] alsir_lt[11:8] 0xf0 0x07 alsir_th3 alsir_ht[11:4] 0xff 0x08 prox_data prox_data[7:0] 0x00 0x09 alsir_dt1 alsir_data[7:0] 0x00 0x0a alsir_dt2 (unused) alsir_data[11:8] 0x00 table 2. chipid register address name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 chipid ro 0x00 1 1 0 1 0 0 0 0 0xb0 table 3. configure register address name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 configure rw 0x01 prox _en prox _s2 prox _s1 prox _x0 pro x_dr als/i r_en als_ range als/ir data 0x00 table 4. als/ir data bit bit 0 operation 0 visible spectrum als sensing data 1 ir spectrum sensing data table 5. range register bits bit1 range(k) fsr (lux) @ visible als sensing 0range1 125 1 range2 2000
isl29044 13 fn8305.0 october 30, 2012 prox_dr[b3] prox_dr bit[b3] selects the ir driver current strength. the ir driver sinks current through the ldr pin. the drive capability can be programmed through [b3] either a pulse 110ma current sink or 220ma pulse current sink. th e higher the amplitude, the better the range of detection. prox sleep mode [b6,b5,b4] isl29044 is equipped with multiple sleep modes in proximity sensing. it is a good power saving feature. the different sleep modes can be selected by setting [b6-b4] bits on register 0x01. when proximity sensing is enabled, the adc converts for 0.54ms and sleeps for 800ms by default. table 8 lists the possible operating sleep modes. prox_en[b7]. proximity is enabled when prox_en[b7] is set to high. interrupt register (address: 0x02) the interrupt register consists of all status bits. the isl29044 has an interrupt scheme designed for both als/ir sensing and proximity logic detection sensing. the register has one proximity sensing flag bit, two proximity sensing persistent bits, one als/ir sensing flag bit and two als/ir persistent bits. the default register value is 0x00. int_ctrl[b0] int_ctrl [b0] can be programmed to cause an interrupt when either als_flag or prox_flag go high or when both go high. writing ?0? will do a logical or and a one will do a logical and. the int pin is open-drain therefore, in this int_ctrl bit, there are two options to make the int pin go low. once the interrupt is triggered, the int pin goes low if the prox_flag bit or als_flag goes high in logic or option. othe rwise, the interrupt is triggered and the int pin goes low if the prox_flag bit and als_flag go high in logic and option. both the int pin and these interrupt status bits are automatically cleared when writing ?0? to those flag bits. table 11 shows interrupt control bits. als/ir interrupt persist bits [b2,b1] the interrupt persist bits[b2lol, b1] provide control when interrupts occur. there are four different selections for this feature. a value of n (where n is 1, 4, 8, and 16) results in an interrupt only if the value remains outside the threshold window for n consecutive integration cycles. for example, if n is equal to 8 and the integration time is 100ms. an interrupt is generated whenever the last conversion results in a value outside of the programmed threshold window. table 12 lists the possible interrupt persist bits. table 6. range register bits bit 0 operation 0 disable als sensing and ir sensing 1 enable als sensing and ir sensing table 7. current driver register bits bit 0 operation 0110ma current sink 1 220ma current sink table 8. sleep modes bits b6 b5 b4 sleep time operation (msec) 0 0 0 800 (default) 001400 010200 011100 10075 10150 11012.5 1 1 1 0.0 (sleep mode disabled) table 9. en_proximity register bits bit 0 current driver operation 0 disable proximity sensing (default) 1 enable proximity sensing table 10. interrup register address name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 interrupt rw 0x02 prox_ flag prox_ prst1 prox_ prst0 0 als/ir _flag als/ir _prst1 als/ir_ prsst0 int_ctrl 0x00 table 11. interrupt control register bits bit 0 operation 0logical or 1logical and table 12. interrupt persist bits b2 b1 number of integration cycles (n) 00 1 01 4 10 8 11 16
isl29044 14 fn8305.0 october 30, 2012 als_flag bit [b3] the als_flag[b3] bit is a status bit for light intensity detection. the bit is set to logic high when the light intensity results at (reg 0x09, 0x0a), crosses the interrup t threshold?s window (register address 0x05 - 0x07), and is set to logic low when its within the interrupt threshold?s window. once the interrupt is triggered, the als_flag bit goes high. the als/ir_flag bit is cleared by writing ?0? to [b3]. table 13 shows interrupt flag states. proximity interrupt persist bits [b6,b5] the interrupt persist bits provide control over when interrupts occur. there are four different sele ctions for this feature. a value of n (where n is 1, 4, 8, and 16) results in an interrupt only if the value remains above the prox_ht (reg0x04) threshold for n consecutive integration. at that moment, the prox_flag is high and remains asserted until cleared by writing the '0' to prox_flag bit or if the value is below prox_lt (reg0x03) threshold for n consecutive integr ation, it will also clear the prox_flag. for example, if n is equal to 8, then an interrupt is generated whenever the last conversion results in a value above the prox_ht threshold, then prox_flag = 1. there are two ways of clearing the prox_flag. you can write a 0h to reg0x02 to manually clear the flag, or if th e conversion results are less than the prox_lt value, upon completion of the measurement, the reg0x02 will be set to 0h and thus, the prox_flag will be automatically cleared. prox_flag bit [b7] prox_flag bit [b7] is a status bit for ir light intensity detection. [b7] is set to logic high when the ir light intensity reflected from the object to the sensor(reg 0x 08) crosses the prox_ht(register address 0x04), and if [b7] is set to logic low when the ir light intensity goes lower than prox_lt (register address 0x03) or to clear by writing ?0? to prox_flag. table 15 shows the interrupt flag states. prox_tl registers (address: 0x03 ) the lower interrupt threshold regi sters are used to set the lower trigger point for interrupt generation. if the prox value crosses below or is equal to the lower thre shold, it will be clear the last state of interrupt. for example, if prox_flag is high at the last state, then the proximity value is below the prox_lt threshold and the prox_flag will go low at this moment. the register defaults to 0x00 on power-up. prox_th registers (address: 0x04) the upper proximity threshold regi sters are used to set the upper trigger point for logic high (near). if the prox value crosses above or is equal to the upper threshold, a logic high (far) is asserted on the interrupt flag. registers prox_ht(0x04) are set to upper threshold. 0x04 register is defaulted to 0xff on power-up. als_th1 and als_th2 registers (address: 0x05 & 0x06[b3,b2,b1,b0]) the lower interrupt threshold regi sters are used to set the lower trigger point for interrupt generation. if the als value crosses below or is equal to the lower threshold, an interrupt is asserted on the interrupt flag. an 8-bit rw register als_th1(0x05) and a nibble als_th2(0x06[b3,b2,b1,b0]) provides the low and high bytes, respectively, of the lower interrupt threshold. the high and low bytes from each set of registers are combined to form a 12-bit threshold value. the inte rrupt threshold registers default to 0x00 on power-up. table 13. interrupt flag bit bit 3 operation 0 interrupt is cleared or not triggered yet 1 interrupt is triggered table 14. proximity logic persist bits b2 b1 number of integration cycles (n) 00 1 01 4 10 8 11 16 table 15. interrupt flag bit bit 3 operation 0logic low (far) 1logic high (near) table 16. prox_tl register bits name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 prox_tl rw 0x03 tl7 tl6 tl5 tl4 tl3 tl2 tl1 tl0 0x00 table 17. prox_th register bits name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 prox_th rw 0x04th7th6th5th4th3th2th1th00xff table 18. interrupt threshold low register bits name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 als_th2_msb rw 0x06 tl3 tl2 tl1 tl0 0x00 als_th1_lsb rw 0x05 tl7 tl6 tl5 tl4 tl3 tl2 tl1 tl0 0x00
isl29044 15 fn8305.0 october 30, 2012 als_th2 and als_th3 registers (address: 0x06[b7,b6,b5,b4] & 0x07) the upper interrupt threshold regi sters are used to set the upper trigger point for interrupt genera tion. if the als value crosses above or is equal to the upper threshold, an interrupt is asserted on the interrupt pin and the inte rrupt flag. a nibble rw register als_th(0x06[b7,b6,b5,b4]) and an 8-bit rw als_th3(0x07) provides the low and high bytes, respectively, of the upper interrupt threshold. the high an d low bytes from each set of registers are combined to form a 12-bit threshold value. the interrupt threshold registers default to 0xff on power-up. data registers (addresses: 0x08) the isl29044 has 8-bit read-only re gisters to hold the adc value. the registers are refreshed after every conversion cycle. the default register value is 0x00 at power on. data registers (addresses: 0x09 & 0x0a) the isl29044 has one 8-bit read-onl y register to hold the lower, and one nibble (4-bit read only) to hold the upper of the adc value. the nibble (4-bit read only) is accessed at address 0x0a and the lower byte is accessed at address 0x09. for 12-bit resolution, the data is from d0 to d11. the registers are refreshed after every conversion cycle. the default register value is 0x00 at power on. applications information calculating lux the isl29044?s adc output codes ar e directly proportional to lux when in als mode (see alsir_mode bit). in equation 2, e calc is the calculated lux reading and out represents the adc code. the constant to plug in is determined by the range bit als_range (register 0x1 bit 1) and is independent of the light source type. table 22 shows two different scale factors: one for the low range (als_range = 0) and the other for the high range (als_range = 1). noise rejection charge balancing adc?s have excellent noise-rejection characteristics for periodic nois e sources whose frequency is an integer multiple of the conversion rate. for instance, a 60hz ac unwanted signal?s sum from 0ms to k*16.66ms (k = 1,2...ki) is zero. similarly, setting the device?s integration time to be an integer multiple of the periodic noise signal greatly improves the light sensor output signal in th e presence of noise. since wall sockets may output at 60hz or 50hz, our integration time is 100ms: the lowest common integer number of cycles for both frequencies. proximity detection of various objects proximity sensing relies on the amount of ir reflected back from objects. a perfectly black object would absorb all light and reflect no photons. the isl29044 is sensitive enough to detect black esd foam, which reflects only 1% of ir. for biological objects, blonde hair reflects more than brown hair and customers may notice that skin tissue is much more reflecti ve than hair. ir penetrates into the skin and is reflected or scatte red back from within. as a result, the proximity count peaks at contact and monotonically decreases as skin moves away. the reflective characteristics of skin are very different from that of paper. soldering considerations convection heating is recommended for reflow soldering; direct-infrared heating is not recommended. the plastic odfn package requires a custom reflow soldering profile pursuant to figure 4 in tb487 ( surface mount assembly guidelines for optical co-package sensor and led ). table 19. interrupt threshold high register bits name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 als_th2_lsb rw 0x06 th7 th6 th5 th4 0xf0 als_th3_msb rw 0x07 th7 th6 th5 th4 th3 th2 th1 th0 0xff table 20. adc register bits name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 data ro 0x08 d7 d6 d5 d4 d3 d2 d1 d0 0x00 table 21. adc register bits name access reg. addr (hex) register bits dflt (hex) b7 b6 b5 b4 b3 b2 b1 b0 data lsb ro 0x09 d7 d6 d5 d4 d3 d2 d1 d0 0x00 data msb ro 0x0a d11 d10 d9 d8 0x00 e calc range out adc = (eq. 2) table 22. als sensitivity at different ranges als_range range (lux/count) 0 0.0326 1 0.522
isl29044 16 fn8305.0 october 30, 2012 suggested pcb footprint it is important that users check the ?surface mount assembly guidelines for optical dual flat pack no lead (odfn) package? before starting odfn product board mounting. however, this device requires a special solder reflow profile as mentioned in figure 4 in tb487 ( surface mount assembly guidelines for optical co-package sensor and led ). layout considerations the isl29044 is relatively insens itive to layout. like other i 2 c devices, it is intended to provide excellent performance even in significantly noisy environments. there are only a few considerations that will ensure best performance. route the supply and i 2 c traces as far as possible from all sources of noise. 0.1f and 1f power supply decoupling capacitors need to be placed close to the device. typical circuit a typical application for the isl29044 is shown in figure 22. the isl29044?s i 2 c address is internally hardwired as 0b1000100. the device can be tied onto a system?s i 2 c bus together with other i 2 c compliant devices. figure 22. isl29044 typical circuit led- 5 irdr 6 led+ 4 vdd 1 int 7 sda 8 gnd 3 scl 2 i 2 c slave 0 isl29044 scl sda i 2 c slave 1 i 2 c-diagram scl sda i 2 c slave_n i 2 c-diagram int scl sda i 2 c master controller r1 res1 r2 res1 r3 res1 c1 0.1f c2 1f c3 0.1f v_led v_pullup vdd
isl29044 17 fn8305.0 october 30, 2012 int vss ground sda vdd irdr scl 5-ledk 6-ldr 7-int 8-sda 4-leda 3-gnd 2-scl 1-vdd die id: 1.3400 0.4888 0.4068 1.0962 power yyyyy yyyyyyy figure 23. optical sensor location
isl29044 18 intersil products are manufactured, assembled and tested utilizing iso9001 quality systems as noted in the quality certifications found at www.intersil.com/design/quality intersil products are sold by description only. intersil corporat ion reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnished by intersil is believed to be accurate and reliable. however, no responsi bility is assumed by intersil or its subsid iaries for its use; nor for any infringem ents of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of i ntersil or its subsidiaries. for information regarding intersil corporation and its products, see www.intersil.com fn8305.0 october 30, 2012 for additional products, see www.intersil.com/product_tree products intersil corporation is a leader in the design and manufacture of high-performance analog semico nductors. the company's product s address some of the industry's fastest growing markets, such as , flat panel displays, cell phones, handheld products, and noteb ooks. intersil's product families address power management and analog sign al processing functions. go to www.intersil.com/products for a complete list of intersil product families. to report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff reliability reports are available from our website at: http://rel.intersil.com/reports/search.php revision history the revision history provided is for inform ational purposes only and is believed to be accurate, but not warranted. please go t o web to make sure you have the latest rev. date revision change october 30, 2012 fn8305.0 initial release.
isl29044 19 fn8305.0 october 30, 2012 package outline drawing l8.2.36x3.94 8 lead optical co-package rev 0, 3/12 bottom view typical recommended land pattern top view unless otherwise specified, tolerance: decimal 0.05 pin #1 identifier is a laser-etched dot on bottom surface. dimensions in ( ) for reference only. dimensioning and tolerancing c onform to asme y14.5m-1994. 3. 2. dimensions are in millimeters. 1. notes: 1.03 1.43 1.82 0.63 1.35 0.19 0.58 1.3 r0.4 0.6 0.72 0.25 0.97 0.8 0.8 0.6 0.75 5-ledk 6-ldr 7-int 8-sda 4-leda 3-gnd 2-scl 1-vdd 0.18 0.16 0.16 0.18 3.94 0.6 0.9 0.63 1.56 2.36 r0.49 aperture r0.4 lens 5-ledk 6-ldr 7-int 8-sda 4-leda 3-gnd 2-scl 1-vdd 0.72 0.25 0.97 0.8 0.16 0.16 index area pin 1 4.


▲Up To Search▲   

 
Price & Availability of ISL29044IROMZ-T7

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X